Nexperia 74AUP2G08DC,125, Dual 2-Input AND Schmitt Trigger Logic Gate, 8-Pin VSSOP
- RS Stock No.:
- 153-2935P
- Mfr. Part No.:
- 74AUP2G08DC,125
- Manufacturer:
- Nexperia
Bulk discount available
Subtotal 750 units (supplied on a reel)*
HK$1,620.00
FREE delivery for orders over HK$250.00
Temporarily out of stock
- Shipping from 15 June 2026
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units | Per unit |
|---|---|
| 750 - 1475 | HK$2.16 |
| 1500 + | HK$2.124 |
*price indicative
- RS Stock No.:
- 153-2935P
- Mfr. Part No.:
- 74AUP2G08DC,125
- Manufacturer:
- Nexperia
Specifications
Product overview and Technical data sheets
Legislation and Compliance
Product Details
Find similar products by selecting one or more attributes.
Select all | Attribute | Value |
|---|---|---|
| Brand | Nexperia | |
| Logic Function | AND | |
| Mounting Type | Surface Mount | |
| Number of Elements | 2 | |
| Number of Inputs per Gate | 2 | |
| Schmitt Trigger Input | Yes | |
| Package Type | VSSOP | |
| Pin Count | 8 | |
| Logic Family | AUP | |
| Input Type | CMOS | |
| Maximum Operating Supply Voltage | 3.6 V | |
| Maximum High Level Output Current | -4mA | |
| Maximum Propagation Delay Time @ Maximum CL | 24 @ 30 pF | |
| Minimum Operating Supply Voltage | 0.8 V | |
| Maximum Low Level Output Current | 4mA | |
| Dimensions | 2.1 x 2.4 x 0.85mm | |
| Propagation Delay Test Condition | 30pF | |
| Width | 2.4mm | |
| Minimum Operating Temperature | -40 °C | |
| Height | 0.85mm | |
| Length | 2.1mm | |
| Maximum Operating Temperature | +125 °C | |
| Output Type | ECL | |
| Select all | ||
|---|---|---|
Brand Nexperia | ||
Logic Function AND | ||
Mounting Type Surface Mount | ||
Number of Elements 2 | ||
Number of Inputs per Gate 2 | ||
Schmitt Trigger Input Yes | ||
Package Type VSSOP | ||
Pin Count 8 | ||
Logic Family AUP | ||
Input Type CMOS | ||
Maximum Operating Supply Voltage 3.6 V | ||
Maximum High Level Output Current -4mA | ||
Maximum Propagation Delay Time @ Maximum CL 24 @ 30 pF | ||
Minimum Operating Supply Voltage 0.8 V | ||
Maximum Low Level Output Current 4mA | ||
Dimensions 2.1 x 2.4 x 0.85mm | ||
Propagation Delay Test Condition 30pF | ||
Width 2.4mm | ||
Minimum Operating Temperature -40 °C | ||
Height 0.85mm | ||
Length 2.1mm | ||
Maximum Operating Temperature +125 °C | ||
Output Type ECL | ||
Low-power dual 2-input AND gate, The 74AUP2G08 provides the dual 2-input AND function. Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V. This device ensures a very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V.
Wide supply voltage range from 0.8 V to 3.6 V
High noise immunity
Low static power consumption, ICC = 0.9 μA (maximum)
Latch-up performance exceeds 100 mA per JESD78 Class II
Inputs accept voltages up to 3.6 V
Low noise overshoot and undershoot < 10 % of VCC
IOFF circuitry provides partial power-down mode operation
Multiple package options
High noise immunity
Low static power consumption, ICC = 0.9 μA (maximum)
Latch-up performance exceeds 100 mA per JESD78 Class II
Inputs accept voltages up to 3.6 V
Low noise overshoot and undershoot < 10 % of VCC
IOFF circuitry provides partial power-down mode operation
Multiple package options